


Alias: Corbato

Homework 4 MultiCycle B

stw regx, offset(regy)

- Stores regx into MEM[offset+regy] and MEM[offset+regy+4]
- Sets regy to regy+4



Datapath elements:

1. PC, Mem, IR (fetch)
2. RF, A, B, sign ext. for immediate (fetch)
3. ALU
4. ALUOut

RTL:

- Fetch
- Decode
- Execute
 1. $ALUOut \leftarrow A + \text{signext}(IR[15:0])$
 $B \leftarrow RF[IR[20:16]]$
 2. $MEM[ALUOut] \leftarrow B$
 $ALUOut \leftarrow ALUOut + 4$
 $B \leftarrow RF[IR[20:16]]$
 $A \leftarrow RF[IR[25:21]]$
 3. $MEM[ALUOut] \leftarrow B$
 $ALUOut \leftarrow A + 4$
 4. $RF[IR[25:21]] \leftarrow ALUOut$

Datapath changes:

1. 3:1 MUX to RF Write register - 2 connects from IR[25-21]
2. 3:1 MUX to ALU A - 2 connects to ALUOut.

